

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

Ltr **REVISIONS** DATE INITIALS Α AS ISSUED 11-27-79 Model No. 1LB6-4001 Stock No. 1LB6 (PIL) **ELECTRICAL SPECIFICATION** Date 11-27-79 Description CARL LANDSNESS 14 Drawing No. A-1LB6-4991-1 Superredez



I. ABSOLUTE MAXIMUM RATINGS:

1.1	SUPPLY VOLTAGE VCC	(GND = V)	+10 VOLTS
-----	--------------------	-----------	-----------

1.3 OPERATING TEMPERATURE 0°C to 65°C

1.4 HUMIDITY 0 to 90%

1.5 VOLTAGE AT ANY INPUT OR OUTPUT PIN GND -0.3V to V_{CC} +0.3V

1.6 INPUT TRANSIENT PROTECTION STANDARD 500 VOLTS (SEE FIG. 1)

1.7 INPUT TRANSIENT PROTECTION ON RXDO, RXD1, TXD0, TXD1.... 5000 VOLTS

II. OPERATING CONDITIONS: $0^{\circ}C \le T_A \le 45^{\circ}C$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENTS
GND	GROUND	0.0	0.0	0.0	V	
v _{cc}	SUPPLY VOLTAGE (SUBSTRATE)	6.0	6.25	7.0	V	
ICCOP	V _{CC} OPERATING CURRENT			2.5	mA	V _{CC} =6.5V OUTPUT LOADS=MAX. FREQ.=MAX RXDO,RXD1,SCTL=0
ICCST	V _{CC} STANDBY CURRENT			1.0	uA	V _{CC} =5.0V, GND=0V ISA, DATA, RXDØ, RXD1, Ø1, Ø2. SYP PWO=0V. All other pins open.
ICCTR	V _{CC} OPERATING CURRENT WHILE RETRANSMITTING			3. 5	mA	V _{CC} =6.5V FREQ.=MV 1.6K LOAD BETWEI TXDO, TXD1; Out- put loads=max; Frame retransmit
INPU	T PARAMETERS:					every other fram time.
VIH	INPUT LOGIC "1" VOLTAGE LEVEL	V _{CC} -1.25	-		V	All inputs excep RXDØ, RXD1
VIL	INPUT LOGIC "O" VOLTAGE LEVEL		·2V _{CC}	GND+1.25	V	
		MODEL		STK NO	1LB6-4	0011

		REVIS		SUPERSEDES	DWG NO A-1LB6-4001-1
t în	PC NO	APPROVED	DATE	APPD	SHEET NO 2 OF 14
			·	ey CARL LANDSNESS	DATE 11-27-79
				1LB6 ELECTRICAL SP	<u>ECIFICATION</u>
				MODEL	Talk No IFB0-400E1
				MODEL	STK NO 1LB6-40011

_		
_ #		
-8	,	48
- 3	L.	_
- 11	- 1	77
	III	II i
Α.		~/
	_	4
		_

	SYMBOL	PARAMETER	MIN.		TYP.	MAX.	UNIT	COMMENTS
	VRXH	INPUT LOGIC "1" ON RXDO, RXD1	4.2				v	PIL FREQ=MIN.
	VRXL	INPUT LOGIC "O" ON RXDO, RXD1				GND+1.25V	V	PIL FREQ=MIN. TRPW=MIN.
·	VRXTH+	HIGH LEVEL THRESHOLD ON RXDO, RXD1	2.2		3.3	4.2	V	
	VRXTH-	LOW LEVEL THRESHOLD ON RXDO, RXD1	1.25		2.3	3.3	V	
	YRXHYS	INPUT HYSTERISIS ON RXDO, RXD1	0.5V				V	
	ILIN	INPUT LEAKAGE CURRENT ON INPUT PINS	d.		·	0.1	uA	AT 6.5V to GND AND V _{CC} , EXCEPT TSTCLK, SCTL
•	ILIO	INPUT LEAKAGE CURRENT ON I/O PINS	-			1.0	u A	AT 6.5V to GND V _{CC} . PINS TRI- STATED EXCEPT LC LC2 V _{CC} =6.5V
	INPU'	T CURRENT						V _{CC} =6.5V
	IHTCLK	TSTCLK HIGH CURRENT	,			+50	nA	AT 6.5V
	ILTCLK	TSTCLK LOW CURRENT	-0.15			-0.01	mA	AT ØV -
	IHSCTL	SCTL HIGH CURRENT	0.05			+0.5	mA	AT 6.5V
	ILSCTL	SCTL LOW CURRENT	-50				nA	AT ØV
	CIN	INPUT CAPACI- TANCE				8	pF	ALL INPUT AND I/ PINS
	OUTP	UT PARAMETERS:						
	VOH OUTPUT LOGIC "1" VOLTAGE LEVEL		V _{CC} -1	0	ø.83V _{CC}		V	ALL OUTPUTS EXCE LC1, LC2
工				DEL		STK. NO	1LB6-4	001
+			11	LB6	ELECTRICAL	L SPECIFICA	TION	•
丰		·	87	CAR	RL LANDSNESS	5	DATE 11-	-27-79
10	PC NO	APPROVED DATE	APPO	,			SHEET NO	3 or 14
-		REVISIONS		RSEDE	\$		DWG. NO	A-1LB6-4001-1



SYMB	L PARAMET	ER	MIN.	TYP.	MAX.	UNIT	COMMENTS
VOL	OUTPUT VOLTAGE	LOGIC "O"		Ø.17V _{CC}	GND+1.0	V	ALL OUTPUTS EXCER
COUT	OUTPUT	CAPACITANC APABILITY	 E 				THESE OUTPUTS WII
Ć							CAPACITANCE BE- TWEEN VOL AND VOI WITHIN TDV. (SEE FIG. 2 & 4)
·	DATA		200			pF	FIG. 2 & 4)
	FLGIN		150			pF	
01	I TPUT CURRENT	(DC)					V _{CC} =MIN.
IHISA	ISA HIG CURRENT	H SOURCE.	0.5			mA	AT V _{OH}
ILFIN	FLGIN L CURRENT				-0.35	mA	AT V _{OL}
ІХТНІ	TXDO,TX SOURCE		8.5		65.0	mA	AT V _{CC} -0.5V
ILTXI	TXDO,TX SINK CU	D1.LOW RRENT	-65.0	-	-8.5	. mA	AT 0.5V
•							
41	C TIMING PAR	AMETERS:	1				•
TP	CLOCK P	ERIOD	2.63	2.78	2.95	uS	SEE FIG. 2
TPW1	Ø1 PULS	E WIDTH	500	2/8 of TP	750	nS	SEE FIG. 2
TPW2	Ø2 PULS	E WIDTH	500	2/8 of TP	750	nS	SEE FIG. 2
TCD .	Ø1 to Ø	2 DELAY	900	3/8 of TP	1200	ns	SEE FIG. 2
TR, T	TIME	ISE, FALL		50		nS	SEE FIG. 2
•							
		,					
		·	MOD	EL	STK NO	1LB6-40	01
			11	B6 ELECTRICAL	SPECIFICA	ATION	
			BY	CARL LANDSNESS	S	DATE 11-	27-79
PC NO	APPROVED					SHEET NO	4 of 14
	REVISIONS	-	SUPE	1\$1		DWG NO A	-1LB6-4001-1



			<u> </u>				
	SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENT
	TDV	OUTPUT DATA VALID		3/8 of TP	1000	nS	AFTER TRAILING EDGE OF Ø2. SEE FIG.2 FOR ALL LIN EXCEPT ISA AT A ZERO LEVEL AND DA' AT EITHER LEVEL.
•	.•			3/8 of TP	800	nS	FOR ISA AT A ZERO LEVEL AND DATA AT EITHER LEVEL.
	TSU	INPUT DATA SETUP TIME	550	2/8 of TP		nS	BEFORE TRAILING EDGE OF Ø1. SEE FIG. 2. ISA,DATA, SYNC,PWO INPUTS.
	PIL	TIMING PARAMETERS:	ļ				
	THE	FOLLOWING TIMING SPE	CIFICA	TIONS ARE FOR I	L AND C A	S SHOWN.	
	· c	CAPACITANCE	114.0	120	126.0	pF	L C LC1
	L	INDUCTANCE	53.2	56	58.8	uН	ZT LC2
	R_L	INDUCTOR SERIES RESISTANCE			6	v	
	TLC	OSCILLATOR PERIOD	475	500	550	nS	MEASURED AT LC1 AND LC2 (MEASURIN PROBE C<1pF)
	TCLK	TSTCLK INPUT PERIOD	450	500	550	nS	
	TCLKR TCLKF	TSTCLK RISE - & FALL TIME		50		nS	,
·	TRXPW	RXDO,RXDI PULSE WIDTH	650		1.5	ns	SEE FIG.4
	TRXTR	RXDØ,RXD1 TRANSITION TIME			300	nS	
	TRXSU	RXDO,RXD1 SETUP TIME	50		-	nŠ	BEFORE TRAILING EDGE OF TCLK. SEI FIG.4
			MOI)EL	STK N	• 1LB6-409)1
\vdash			11	B6 ELECTRICAL	SPECIFI	CATION	· · · · · · · · · · · · · · · · · · ·
			BY.	CARL LANDSNESS	S	DATE 11-	27-79
LTR	PC NO	APPROVED D	APPE)		SHEET NO	5 or 14
							-1LB6-4001-1



SYMBOL	PARAMETER	MIN.	TYP. MAX.		UNIT	COMMENT	
7 RXHD	RXDO,RXD1 HOLD TIME	50			nS	AFTER TRAILING EDGE OF TCLK. SEE FIG.4	
TRXLO	RXDO,RXD1 LOW TIME BETWEEN PULSES	1.3			uS		
TRXOV	RXDO,RXD1 OVER- LAP TIME	0		300	nS		
TTXPW	TXDO,TXD1 PULSE WIDTH	950	2xTLC OR 2xTCL	1200 K	nS	MEASURED WITH 470pF LOAD. SEE FIG.5	
TTXTR	TXDØ,TXD1 TRANSITION TIME		ř	120	nS	MEASURED WITH 470pF LOAD. SEE FIG.5	
ŢŢXOV	TXDØ,TXD1 OVERLAP TIME	0		120	nS	MEASURED WITH 470pF LOAD. SEE FIG.5	

III. SUMMARY OF SIGNALS:

SIGNAL	1/0	DESCRIPTION
Ø1, Ø2 ¹	IN	41C SYSTEM CLOCKS
SYNC	IŅ	PROVIDES SYSTEM TIMING: AND INDICATES THE PRESENCE OF A SYSTEM INSTRUCTION ON THE ISA LINE. WHEN PWO IS LOW, SYNC=DPWO.
DATA	1/0	USED TO TRANSFER 56 BIT SERIAL DATA (LSB FIRST) TO AND FROM CPEC REGISTER. DATA SOURCED FROM PIL ONLY DURING WORD TIMES FOLLOWING 2nd AND 3rd WORD TIMES OF A C=PIL INSTRUCTION (READ FROM PIL). TRI-STATED AT ALL OTHER TIMES AND ALWAYS DURING \$\textit{\rmathcal{O}}{2}\$.
ISA	I/0	USED TO RECEIVE ROM DATA (INSTRUCTIONS) AT T44-T53. ISA IS PULLED HIGH WHEN REQUESTING CPU TO WAKE UP FROM LIGHT SLEEP IN RESPONSE TO PIL FLAGS-IFCR+SRQR+FRNS+FRAV. TRI-STATED BY PIL WHEN PWO IS HIGH.
PWO	IN .	HIGH WHEN IN RUN MODE. USED ALONG WITH SYNC FOR INITIALLIZING CIRCUITS.

				MODEL	stk NO 1LB6-4001
				11 B6 FLECTRICAL SE	PECIFICATION
				AY CARL LANDSNESS	DATE 11-27-79
t TR	- PC NO	APPROVE	DATE	APPD	SHEET NO 6 OF 14
-		PEVIS		SUPERSEDES	A-11 R6. 4001-1



SIGNAL	1/0	DESCRIPTION
FLGIN	OUT	PULLS LOW DURING FIRST 3 BIT TIMES AND PULLS HIGH DURING LAST BIT TIME OF DIGITS 6-10 IF PIL FLAGS ARE SET AND FLAGS ARE ENABLED (PROGRAMMABLE). OTHERWISE THIS LINE IS TRI-STATED. IT IS ALWAYS TRI-STATED DURING 02.
V _{CC} €:3	IN	POSITIVE VOLTAGE SUPPLY (SUBSTRATE).
GND	IN	NEGATIVE VOLTAGE SUPPLY.
LC1, LC2	I/0	PINS FOR PARALLEL LC CONNECTION FOR PIL 2MHz.OSCILLATOR. OSCILLATOR IS UNDER PROGRAM CONTROL.
TSTCLK	IN	ALLOWS EXTERNAL CLOCK TO BE FED TO CHIP IN LIEU OF 2 MHz OSCIL LATOR. INTERNALLY PULLED HIGH. WHEN USED, LC2 MUST BE PULLED HIGH AND EXTERNAL LC DISCONNECTED.
RXDO,RXD1	IN	RECEIVER INPUTS FROM RECEIVER TRANSFORMERS. SCHMITT TRIGGER BU FERS ARE USED TO PROVIDE NOISE IMMUNITY.
TXDØ,TXD1	OUT	TRANSMITTER OUTPUTS TO DRIVER TRANSFORMERS.
SCTL	IN	WHEN TIED LOW, CHIP WAKES UP AS SYSTEM CONTROLLER. INTERNALLY PULLED LOW.

IV. L IC TEST CONDITIONS:

The preceding pages show specifications for the 41C chips for an operating range of 0 to 45 degrees C. To insure proper operations at these temperatures, V_{CC} should be adjusted to compensate for room temperature testing as well as providing enough guard band on the part during wafer and package tests for both high and low V_{CC} .

OPER. PT. 1 MIN. V. MAX F	VCC=5.5V 41C FREQ=380K PIL FREQ=2.2M	VCC=5.5V 41C FREQ=380K PIL FREQ=2.2M	VCC=5.7V 41C FREQ=380K PIL FREQ=2.2M
OPER. PT. 2 MAX.V, MIN.F	VCC=7.2V 41C FREQ=340K PIL FREQ=1.8M	VCC=7.1V 41C FREQ=340K PIL FREQ=1.9M	VCC=7.0V 41C FREQ=340K PIL FREQ=1.8M

The above table shows the different test conditions for the wafer test

			MODEL	STK NO	1LB6-	4001	-		
			1LB6 ELECTRICAL	SPECIFICA	TION		**		
		·	W CARL LANDSNESS		DATE	11-2	27-79	•	
1,78	PC NO	APPROVED	 APPD		SHEET	NO	7	Of	14
		REVISIONS	 SUPERSEL.		DWG	nД-	1LB6-4	1001-1	



package test, and thepart spec. (QA) test. All test programs should do functional tests on the part for both operating points. The table below shows a detailed breakdown of recommended values for these operating points, and a general guide for DC parametric test guard banding.

PARA	WAFER	PKG	QA	WAFER	PKG	QA	
	LOW VO	LTAGE		HIGH VOLTAGE			
VHRX	4.1	4.1	4.2	4.1/	4.1	4.2	
VLRX	1.25	1.25	1.25	1.25	1.25	1.2	
VCC	5.5	5.5	5.7	7.2	7.1	7.0	
VIH	4.25	4.25	4.45	5.95	5.85	5.7	
VIL	1.25	1.25	1.25	1.25	1.25	1.2	
VOH	4.5	4.5	4.7	6.0	6.0	6.0	
VOL	1.0	1.0 .	1.0	1.0	1.0	1.0	
	HIGH F	REQUENCY	LOW FREQUENCY				
TP	2630	2630	2630	2950	2950	295	
TPW1	500	500	500	750	750	750	
TPW2	500	500	500	750	750	750	
TCD	900	900	900	1200	1200	120	
TDV	, 1000	1000	1000	1000	1000	100	
TSU	550	550	550	550	550	- 550	
TCLK	450	450	450	550	550	550	
	DC PAR	AMETRIC	•	TEST C	ONDITIONS		
ICCOP	2.0	2.25	2.5	VCC=6.	5V, FREQ=MAX		
ICCST	0.8uA	0.9uA	1uA	VCC=5.	OV, STATIC		
ILIN	90nA	100nA	· · · · · · · · · · · · · · · · · · ·	VCC=10	V, VIN=GND and V	CC	
ILIO.	.8uA	.9uA	1uA /.	VCC=6.	5V, VIN=GND and	VCC	
ICCTR	2.8	3.15	3.5mA	VCC=6.	5V FREQ=MAX		


				MODEL		STK NO	1LB	5-400	1 .		
				1LB6	ELECTRICAL SP	ECIFIC	ATIO	٧	•		
				av CARL	LANDSNESS		DATE	11-2	7-79		H-1
LTR	PC NO	APPROVED	DATE	APPD			SHEET	NO	8	OF	14
	, , , , ,	REVISION	DAIL	SUPT			DWG	NO A-	·1LB6-	4001-1	



PARA	WAFER	PKG	QA	WAFER	PKG	QA
DC	PARAMETRIC	·		TEST CONDIT	TIONS	
		<i>:</i> :		. •		
ILTCLK	-120uA	-135uA	-150uA	@ØV		
IHSCTL	400uA	450uA	500uA	@ 6.5 V		
11.50.72	- -	· · · · · · · · · · · · · · · · · · ·	•:	7. S		
IHISA	500 uA	500	500uA	6AOH 6ACC ((MIN)	
ILFIN	-350 uA	-350	-350 u A	evol evcc ((MIN)	
IHTXD (MIN)	9.OmA	8.7mA	8.5mA	@VCC -0.5V		
ILTXD (MAX)	-9.0mA	-8.7mA	-8.5mA ∞	@ 0.5V		
IHTXD (MAX)	60mA	62mA	65mA	@VCC-0.5V		
ILTXD (MIN)	60mA	-62mA	-65m A	@ 0.5V		
S1	TRESS TEST			COMMENTS		
VSTRESS	10V			OPERATE PAR VSTRESS FPR IGNORE FAIL		Q. WITH V


_		-		MODEL .	STK NO 1LB6-4001
				1LB6 -ELECTRICAL SP	ECIFICATION
				EY CARL LANDSNESS	DATE 11-27-79
LTR	PC NO	APPROVED	· · · · · · · · · · · · · · · · · · ·	APPD	SHEET NO 9 OF 14
		REVISIONS	<u> </u>	su rs	DWG NO A-1LB6 =4001-1





GATE PROTECTION TEST CIRCUIT
FIGURE 1

				MODEL	stk NO 1LB6-4001
				1LB6 FLECTRICAL SP	PECIFICATION
		•		OY CARL LANDSNESS	DATE 11-27-79
LTR	PC NO	APPE	DATE	APPD	SHEET NO 10 OF 14
		REVISIONS	A	SUPERSEDES	NWG NO A-1186- 4001-1



HEWLETT-PACKARD CO. **Ø**2 | D11 | D12 | D13 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | 111111111111111111111111111111 01. SYNC ISA (DADD=C) DATA REG CHIP T 5 T 5 0 T T 5 5 1 2 TT 78 MANTISSA (data word) MS **EXP** ES 1 DATA TT 34

NUT SYSTEM TIMING (Figure 3)

PWO

_	SEE	SHEET		MODEL .	STK NO 1LB6-4001
-				1LB6 ELECTRICAL SPEC	IFICATIONS
				V CARL LANDSNESS	DATE 11-27-79
				A110	SHEET NO. 12 OF 14
111	PC NO	APPROVED	. −- f€		








FIGURE 4 - PIL RECEIVER TIMING



-	 			MODEL	STK NO 1LB6-4007	
-				1LB6 ELECTRICAL SP	ECIFICATION	
		·		• CARL LANDSNESS	DATE 11-27-79	
178	PC NO	APPROVED	DAT	APPD	SHEET NO 13 OF 14	
		BEALFIONS		SUPERSEDES	DWG NO A-1LB6-4001-1	





TEST CONDITION FOR OUTPUT PINS (Figure 4)

 $^{\rm I}$ LOAD for specified $^{\rm C}$ out is 0. For testers with $^{\rm I}$ LOAD 0, modify $^{\rm C}$ OUT to $^{\rm C}$ NEW with the following formulas to compensate for the load. Also $^{\rm I}$ LOAD should maintain an equal sinking and sourcing level to make the modification valid.

$$I_{AVE} = C^{*} - \frac{dV}{dT} - \cdots$$

Basic formula

$$I_{AVE} = C_{OUT} \times V_{OH} - V_{OF}$$

Normal device drive

$$I_{LOAD} = C_{MOD} \times - VOH_{-}VOL_{-}$$

Calculate CMOD for extra load current required for the device.

$$C_{NEW} = C_{OUT} - C_{MOD}$$

$$C_{NEW} = C_{OUT} - \frac{I_{LOAD} \times TDV}{VOH - VOL}$$

Modification formula

	SEE	SHEET 1		MODEL .	STK NO	1LB(6-4001		
				1LB6 ELECTRICAL SPEC	CIFICATION	ONS	••		
				Y CARL LANDSNESS		DATE	11-27-79		····
				APPD		SHEET N	0 14	Of	14
LTR	PC NO	REVISIONS	DATE	SUPERSENTS		DWG N	0 A-11 RA-	ፈበባ፣.	_ 7